10

New Patent Claims 1 to 8

DTO: Recta POT/FTO 1 4 OCT 2004

- 1. A semiconductor component having a semiconductor substrate and having an insulating layer produced on the semiconductor substrate and having a capacitance structure (K) produced in the insulating layer, which
- first substructure (Tla) which cohesive latticed metal region (Gla) which extends in a common plane (M1) parallel to the substrate surface such that it has common top and bottom surfaces which limit the latticed region (Gla) in each of its subregions from above and from below, the latticed region (Gla) is electrically connected to a first connecting line, and
- 15 first substructure has electrically which conductive regions (Pla; KN) which are arranged in the cutouts in the latticed region (Gla) of the first substructure (Tla) at a distance from the edge regions of the cutouts in the plane (M1), and 20 the electrically conductive regions (Pla; KN) are electrically connected to a second connecting line,

characterized in that

- the electrically conductive regions are metal plates 25 to Plc) or node points (KN) between via connections.
  - 2. The semiconductor component as claimed in claim 1, characterized in that
- the capacitance structure (K) has a second substructure 30 (T1b) which is produced parallel to and at a distance from the first substructure (Tla) and which has a metal, cohesive latticed region (G1b) which extends in a common plane (M2) parallel to the substrate surface 35 such that it has common top and bottom surfaces which limit the latticed region (G1b) in each of subregions from above and below,

the first and second substructures (Tla, Tlb) being electrically connected.

- 3. The semiconductor component as claimed in claim 2, characterized in that the second substructure (T1b) is of the same design as the first substructure (Tla), and the two substructures (Tla, Tlb) are arranged offset from one another such that the electrically conductive regions (Pla) of the 10 first substructure (Tla) are arranged vertically above the crossing points (KP) in the latticed region (G1b) of the second substructure (T1b), and the crossing points (KP) in the latticed region (Gla) of the first substructure (Tla) are arranged vertically above the 15 electrically conductive regions (Plb) of the second substructure (T1b).
  - 4. The semiconductor component as claimed in either of claims 2 and 3,
- 20 characterized in that the crossing points (KP) in the latticed region (Gla) first substructure (Tla) are electrically connected to the electrically conductive regions (Plb) of the second substructure (T1b) which are arranged 25 vertically below, and the electrically conductive regions (Pla) of the first substructure (Tla) electrically connected to the crossing points (KP) in the latticed region (G1b) of the second substructure (Tlb) which are arranged vertically below, by means of at least one respective via connection (V).
  - 5. The semiconductor component as claimed in claim 2, characterized in that the latticed region (Glb) of the second substructure (Tlb) is offset from the first substructure (Tla), so that the electrically conductive regions (Pla) of the

first substructure (Tla) are arranged vertically above

35

the crossing points (KP) in the latticed region (G1b) of the second substructure (T1b).

- 6. The semiconductor component as claimed in claim 5, characterized in that the electrically conductive regions (Pla) of the first substructure (Tla) and the crossing points (KP) in the latticed region (Glb) of the second substructure (Tlb) are electrically connected by means of one or more respective via connections (V).
- The semiconductor component as claimed in one of 7. claims 2 to 6, 10 characterized in that a further substructure is in the form of a metal plate (MP) which is electrically connected to the crossing points (KP) in a latticed region (Gla; Glb) 15 substructure (T1a, T1b) or to the electrically conductive regions (Pla, Plb) by means of one of more respective via connections (V).
- 8. The semiconductor component as claimed in one of the preceding claims, characterized in that the latticed regions (Gla to Glc) have at least two square or round cutouts.